



Prior Art Parallel VID Communication



Hand
Formal
drawings
NPA
3/4/02

Figure 1

Figure 2



PCI Serial VID Interface




Figure 3

VIDData and VIDGuard Timing




Figure 4

VIDAck# Timing




Figure 5

Prior Art: SMBus




Figure 6

"P Command Byte"




Figure 7

“Data Out Byte”





Figure 8

Figure 9

Time CRC-8 Byte



Ack Byte with Positive Acknowledgement




Figure 10

VIDSyncByte




Figure 11

"Complete" Command




Figure 12